High-level Synthesis under Local Timing Constraints Using Genetic Algorithms
نویسنده
چکیده
This paper describes a technique to use local timing constraints to drive the high-level synthesis process. First, the clock period and a preliminary multicycle scheduling of the operations are decided. Second, rescheduling and allocation of modules are performed to achieve an efficient implementation. These two tasks are both formulated as combinatorial optimization problems and are solved with an extended genetic algorithm and a deterministic heuristic. Experimental results show the efficiency of the proposed technique.
منابع مشابه
Multicycle Scheduling under Local Timing Constraints using Genetic Algorithms and Tabu Search
Multicycle scheduling, i.e., the possibility to schedule operations over several clock cycles, gives faster designs. In this paper a method for clock period optimization during multicycle scheduling is described. The proposed method takes into account a set of local timing constraints and selects the appropriate functional units (with different area and delay) that can be used to implement the ...
متن کاملPartitioning of Functional Models of Synchronous Digital Systems
We present a partitioning technique of functional models that is used in conjunction with high-level synthesis of digital synchronous circuits. The partitioning goal is to synthesize multi-chip systems from one behavioral description, that satisfy both chip area constraints and an overall latency timing constraint. There are three major advantages of using partitioning techniques at the functio...
متن کاملHigh Level Synthesis using Learning Automata Genetic Algorithm
High-level synthesis consists of many interdependent tasks such as scheduling, allocation and binding. All tasks in high-level synthesis are NP-complete and the design objectives are in conflict for nature, most of the already proposed approaches are not efficient in the exploration of the design space and not effective in the identification of different trade-offs. For these reasons, genetic a...
متن کاملRelative scheduling under timing constraints: algorithms for high-level synthesis of digital circuits
Scheduling techniques are used in high-level synthesis of integrated circuits. Traditional scheduling techniques assume fixed execution delays for the operations. For the synthesis of ASIC designs that interface with external signals and events, timing constraints and operations with unbounded delays, i.e. delays unknown at compile time, must also be considered. We present a relative scheduling...
متن کاملSatellite Conceptual Design Multi-Objective Optimization Using Co Framework
This paper focuses upon the development of an efficient method for conceptual design optimization of a satellite. There are many option for a satellite subsystems that could be choice, as acceptable solution to implement of a space system mission. Every option should be assessment based on the different criteria such as cost, mass, reliability and technology contraint (complexity). In this rese...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1996